Results 1 to 4 of 4

Thread: Skylake-X

  1. #1

  2. Thanks:

    encode (30th May 2017)

  3. #2
    Member
    Join Date
    Jun 2009
    Location
    Kraków, Poland
    Posts
    1,505
    Thanks
    26
    Thanked 136 Times in 104 Posts
    Skylake-X has less L3 cache than predecessor due to cache "rebalancing":
    Click image for larger version. 

Name:	intel_core_x-series_processor_family_near_final-page-016.jpg 
Views:	86 
Size:	587.0 KB 
ID:	4916

  4. #3
    Administrator Shelwien's Avatar
    Join Date
    May 2008
    Location
    Kharkov, Ukraine
    Posts
    4,076
    Thanks
    311
    Thanked 1,367 Times in 781 Posts
    It has larger L2s, and data in L2s are excluded from L3, so L3 can be smaller.

  5. #4
    Programmer Bulat Ziganshin's Avatar
    Join Date
    Mar 2007
    Location
    Uzbekistan
    Posts
    4,583
    Thanks
    797
    Thanked 691 Times in 374 Posts
    Updated Intel Optimization Manual with Skylake Server info and new chapter on AVX512 optimization:

    https://software.intel.com/sites/def...ion-manual.pdf

    More info about Skylake-SP and EPYC:

    http://www.anandtech.com/show/11544/...-of-the-decade

    Instruction throughput/latencies:

    https://github.com/InstLatx64/InstLa...InstLatX64.txt

  6. Thanks (2):

    encode (14th August 2017),Shelwien (14th July 2017)

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •