Results 1 to 3 of 3

Thread: LZMA implemented on Hardware.

Threaded View

Previous Post Previous Post   Next Post Next Post
  1. #1
    Join Date
    Aug 2014
    Thanked 98 Times in 77 Posts

    Lightbulb LZMA implemented on Hardware.


    Data transmission, storage and processing are the integral parts of today's information systems. Transmission and storage of huge volume of data is a critical task in spite of the advancements in the integrated circuit technology and communication. In order to store and transmit such a data as it is, requires larger memory and increased bandwidth utilization. This in turn increases the hardware and transmission cost. Hence, before storage or transmission the size of data has to be reduced without affecting the information content of the data. Among the various encoding algorithms, the Lempel Ziv Marcov chain Algorithm (LZMA) algorithm which is used in 7zip was proved to be effective in unknown byte stream compression for reliable lossless data compression. However the encoding speed of software based coder is slow compared to the arrival time of real time data. Hence hardware implementation is needed since number of instructions processed per unit time depends directly on system clock. The aim of this work is to implement the LZMA algorithm on SPARTAN 3E FPGA to design hardware encoder/decoder with reduces circuit size and cost of storage.

    Paper can be found here.

    What do you think? This is definitively something else...
    Although is far from finished.

    Edit: Another one, newer and faster implementation.

    In the era of big data, compression techniques are needed to improve data processing bandwidth and data storage efficiency. Compared with software-based compression techniques, hardware-based compression techniques can improve speed and reduce power consumption. LZMA (Lempel-Ziv-Markov chain algorithm) is a lossless compression technology, and its hardware implementation has broad application prospects. A novel high-performance implementation of the LZMA compression algorithm capable of processing up to 125 Mbit/s on a Virtex-6 field programmable gate array (FPGA) chip is proposed. A typical application and its compression performance for a specific data sample are then presented.

  2. Thanks:

    avitar (18th November 2014)

Similar Threads

  1. 2D fractal Haar wavelet transform (implemented)
    By Jarek in forum Data Compression
    Replies: 2
    Last Post: 12th September 2014, 16:50
  2. BWT + LZMA
    By Zelex in forum Data Compression
    Replies: 10
    Last Post: 21st July 2013, 12:44
  3. Hardware compression without software
    By BetaTester in forum Data Compression
    Replies: 0
    Last Post: 23rd January 2013, 21:05
  4. password cracking hardware
    By willvarfar in forum The Off-Topic Lounge
    Replies: 0
    Last Post: 27th June 2011, 11:52
  5. LZMA source
    By Shelwien in forum Data Compression
    Replies: 2
    Last Post: 29th March 2010, 19:45

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts