Results 1 to 3 of 3

Thread: SandyBridge-E memory controller

  1. #1
    Programmer Bulat Ziganshin's Avatar
    Join Date
    Mar 2007
    Location
    Uzbekistan
    Posts
    4,511
    Thanks
    746
    Thanked 668 Times in 361 Posts

    SandyBridge-E memory controller

    interesting paper, unfortunately, in Russian: http://www.fcenter.ru/online.shtml?a...oards/32590#03

    the most important graph, showing that SB-E is optimized for multithreaded memory access:
    Attached Thumbnails Attached Thumbnails Click image for larger version. 

Name:	181535.png 
Views:	165 
Size:	20.7 KB 
ID:	1782  

  2. #2
    Administrator Shelwien's Avatar
    Join Date
    May 2008
    Location
    Kharkov, Ukraine
    Posts
    3,426
    Thanks
    223
    Thanked 1,053 Times in 565 Posts
    I've seen it too.
    It also confirms my observation that memory clock and latencies don't affect the compression speed at all
    (well, <5%).

    Update:
    Quote Originally Posted by google translate

    Frequency of DDR3 memory modules are more important for the final performance characteristics than their latencies.
    Now we can say that with complete confidence.
    Even 1.5x better timings (for example, DDR3-1333) only leads to performance increased by an average of 1.6%,
    while increasing the memory frequency by 266MHz adds about 1.9% to average speed.
    However, both 1.6% and 1.9% are quite modest rates,
    forcing once again to say that the memory characteristics' effect on the speed of your computer is rather weak.
    Even such seemingly weighty modernization as changing 4-channel DDR3-1333 to
    4-channel DDR3-2133 is capable of bringing only a 4% increase in speed (on average).
    Of course, there are problems for which fast memory may be more
    important, but even especially sensitive WinRAR archiver's gain from increasing
    the memory frequency up by 60% is only 15%.

  3. #3
    Member Karhunen's Avatar
    Join Date
    Dec 2011
    Location
    USA
    Posts
    91
    Thanks
    2
    Thanked 1 Time in 1 Post
    In my 1996 copy of "Computer Architecture: A Quantitative Approach" ISBN 1-55860-329-8 Chapter 5 "Memory-hierarchy Design" opens with a quote : Ideally one would desire an indefinitely large memory capacity such that any particular.. word would be immediately available... We are... forced to recognize the possibility of constructing a heirarchy of memories, each of which has greater capacity than the preceeding but which is less quickly accessible. A.W Burks, H.H. Goldstine, and J. von Neumann "Preliminary Discussion of the Logical Design of an Electronic Computing Instrument (1946)" I guess until we can have computing in memory its unlikely data storage will be anywhere near speeds of memory, and even then un-optimizeable (?) data dependencies will still exist.

Similar Threads

  1. Memory Limit?
    By Earl Colby Pottinger in forum Data Compression
    Replies: 28
    Last Post: 11th April 2010, 04:59
  2. IBM Active Memory Expansion
    By m^2 in forum Data Compression
    Replies: 0
    Last Post: 17th February 2010, 01:15
  3. 2G+ memory blocks
    By Shelwien in forum Data Compression
    Replies: 0
    Last Post: 6th March 2009, 03:13
  4. Data decompression on in-memory kernel
    By cregd in forum Data Compression
    Replies: 8
    Last Post: 27th January 2009, 18:24
  5. Can't allocate memory required for (de)compression..help!
    By Duarte in forum Data Compression
    Replies: 19
    Last Post: 18th July 2008, 19:14

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •